HomeAbout ScopesCall for PapersCommitteeImportant DatesWorkshop ProgramRegistrationPublicationHotel InformationTravel InformationContactSCOPES'03LCTES-SCOPES'02SCOPES'01 |
8th International Workshop on
Software and Compilers for Embedded Systems
SCOPES 2004
Workshop Program - Presentation Abstract
| Architecture Exploration for Efficient IPsec Encryption: A Case Study |
|---|
| Hanno Scharwaechter - RWTH Aachen David Kammler - RWTH Aachen Andreas Wieferink - RWTH Aachen Manuel Hohenauer - RWTH Aachen Rainer Leupers - RWTH Aachen Heinrich Meyr - RWTH Aachen |
| Application Specific Instruction Processors (ASIPs) are increasingly becoming popular in the world of customized, application-driven System-on-Chip (SoC) designs. Efficient ASIP design requires an iterative architecture exploration loop - gradual refinement of processor architecture starting from an initial template. To accomplish this task, design automation tools are used to detect bottlenecks in embedded applications, to implement application-specific instructions and to automatically generate the required software tools (such as instruction set simulator, C-compiler, assembler, profiler etc.) as well as to synthesize the hardware. This paper describes an architecture exploration loop for an ASIP coprocessor which implements common encryption functionality used in symmetric block cipher algorithms for IPsec. The coprocessor is accessed via shared memory and as a consequence, our approach is easily adaptable to arbitrary processor architectures. In the case study, we used Blowfish as encryption algorithm and a MIPS architecture as main processor. |
Presentation
